


Silicon N-Channel Power MOSFET
General Description :

HMM66N50 the silicon N-channel Enhanced VDMOSFET, is obtained by the self-aligned planar Technology which reduce the conduction loss, improve switching performance and enhance the avalanche energy. The transistor can be used in various power switching circuit for system miniaturization and higher efficiency. The package form is Sot-227B, which accords with the RoHS standard.

V_{DSS}	500	V
I_D	66	A
$P_D(T_C=25^\circ C)$	735	W
$R_{DS(ON)}TYP$	70	$m\Omega$



- Features :**
- Fast Switching
 - Low Gate Charge and $R_{ds(on)}$
 - Low Reverse transfer capacitances
 - 100% Single Pulse avalanche energy Test

Applications :

- Switch Mode Power Supply(SMPS)
- Uninterruptible Power Supply(UPS)
- Power Factor Correction(PFC)

Absolute (T_c=25°C unless otherwise specified) :

Symbol	Parameter	Rating	Units
V_{DSS}	Drain-to-Source Voltage	500	V
I_D	Continuous Drain Current	66	A
I_{DM}^{a1}	Pulsed Drain Current	264	A
V_{GS}	Gate-to-Source Voltage	± 30	V
E_{AS}^{a2}	Single Pulse Avalanche Energy	4	J
P_D	Power Dissipation	735	W
T_J, T_{stg}	Operating Junction and Storage Temperature Range	150, -55 to 150	$^\circ C$
T_L	MaximumTemperature for Soldering	300	$^\circ C$

Caution: Stresses greater than those listed in the "Absolute Maximum Ratings" may cause permanent damage to the device.

Thermal Characteristics

Symbol	Parameter	Typ.	Units
$R_{\theta JC}$	Junction-to-Case	0.17	$^\circ C/W$



HMM66N50

Electrical Characteristics (T_C=25°C unless otherwise specified):

OFF Characteristics						
Symbol	Parameter	Test Conditions	Rating			Units
			Min.	Typ.	Max.	
V _{DSS}	Drain to Source Breakdown Voltage	V _{GS} =0V, I _D =250μA	500	--	--	V
I _{DSS}	Drain to Source Leakage Current	V _{DS} =500V, V _{GS} =0V, T _a = 25°C	--	--	10	μA
		V _{DS} =400V, V _{GS} =0V, T _a =150°C	--	--	1000	
I _{GSS(F)}	Gate to Source Forward Leakage	V _{GS} = +30V	--	--	200	nA
I _{GSS(R)}	Gate to Source Reverse Leakage	V _{GS} = -30V	--	--	-200	nA

ON Characteristics						
Symbol	Parameter	Test Conditions	Rating			Units
			Min.	Typ.	Max.	
R _{DSON} ^{a3}	Drain-to-Source On-Resistance	V _{GS} =10V, I _D =33A	--	70	80	mΩ
V _{GS(TH)}	Gate Threshold Voltage	V _{DS} =V _{GS} , I _D =250μA	2.0	--	4.0	V

Dynamic Characteristics						
Symbol	Parameter	Test Conditions	Rating			Units
			Min.	Typ.	Max.	
g _{fs} ^{a3}	Forward Transconductance	V _{DS} =10V, I _D =33A	--	45	--	S
C _{iss}	Input Capacitance	V _{GS} =0V, V _D =50V f=1.0MHz	--	9600	--	pF
C _{oss}	Output Capacitance		--	820	--	
C _{rss}	Reverse Transfer Capacitance		--	120	--	

Resistive Switching Characteristics						
Symbol	Parameter	Test Conditions	Rating			Units
			Min.	Typ.	Max.	
t _{d(ON)}	Turn-on Delay Time	V _{DD} =250V, I _D =33A, V _{GS} =10V R _g =1.0Ω	--	40	--	ns
t _r	Rise Time		--	18	--	
t _{d(OFF)}	Turn-Off Delay Time		--	83	--	
t _f	Fall Time		--	10	--	
Q _g	Total Gate Charge	I _D = 33A, V _{DD} =250V V _{GS} =0 to 10V	--	200	--	nC
Q _{gs}	Gate to Source Charge		--	42	--	
Q _{gd}	Gate to Drain ("Miller")Charge		--	80	--	



HMM66N50

Source-Drain Diode Characteristics

Symbol	Parameter	Test Conditions	Rating			Units
			Min.	Typ.	Max.	
I_S	Continuous Source Current (Body Diode)		--	--	66	A
I_{SM}	Maximum Pulsed Current (Body Diode)		--	--	264	A
V_{SD}	Diode Forward Voltage	$I_S=66A, V_{GS}=0V$	--	--	1.5	V
t_{rr}	Reverse Recovery Time	$V_R=500V, V_{GS}=0V$	--	610	--	ns
Q_{rr}	Reverse Recovery Charge	$I_S=I_F, dI/dt=100A/us$	--	3.1	--	uC


Pulse width $t_p \leq 380\mu s, \delta \leq 2\%$

^{a1} : Repetitive rating; pulse width limited by maximum junction temperature


^{a2} : $I_{AS}=66A, V_{DD}=50V, R_G=10\Omega$, Starting $T_J = 25^\circ C$

^{a3} : Pulse Test: Pulse width $\leq 380\mu s$, Duty Cycle $\leq 2\%$


**Fig. 1. Output Characteristics
@ 25°C**




**Fig. 2. Extended Output Characteristics
@ 25°C**



**Fig. 3. Output Characteristics
@ 125°C**



**Fig. 4. $R_{DS(on)}$ Normalized to 0.5 I_{D25} Value
vs. Junction Temperature**



**Fig. 5. $R_{DS(on)}$ Normalized to 0.5 I_{D25} Value
vs. I_D**




Fig. 6. Drain Current vs. Case Temperature










Fig. 7. Input Admittance

Fig. 8. Transconductance

Fig. 9. Source Current vs. Source-To-Drain Voltage

Fig. 10. Gate Charge

Fig. 11. Capacitance

Fig. 12. Forward-Bias Safe Operating Area


Fig. 13. Maximum Transient Thermal Impedance

