


Silicon N-Channel Power MOSFET

General Description :

HMF10N100, the silicon N-channel Enhanced VDMOSFET, is obtained by the self-aligned planar Technology which reduce the conduction loss, improve switching performance and enhance the avalanche energy. The transistor can be used in various power switching circuit for system miniaturization and higher efficiency. The package form is TO-220F, which accords with the RoHS standard.

V_{DSS}	1000	V
I_D	10	A
$P_D(T_c=25^\circ\text{C})$	60	W
$R_{DS(\text{ON}),\text{TYP.}}$	0.86	Ω



Features :

- Fast Switching
- Low ON Resistance($R_{ds(on)} \leq 1.1\Omega$)
- Low Gate Charge
- Low Reverse transfer capacitances
- 100% Single Pulse avalanche energy Test

Applications:

- Power switch circuit of adaptor and charger

Absolute ($T_c=25^\circ\text{C}$ unless otherwise specified) :

Symbol	Parameter	Rating	Units
V_{DSS}	Drain-to-Source Voltage	1000	V
I_D	Continuous Drain Current	10	A
I_{DM}^{a1}	Pulsed Drain Current	40	A
V_{GS}	Gate-to-Source Voltage	± 30	V
E_{As}^{a2}	Single Pulse Avalanche Energy	200	mJ
dv/dt^{a3}	Peak Diode Recovery dv/dt	5.0	V/ns
P_D	Power Dissipation	30	W
	Derating Factor above 25°C	0.48	$\text{W}/^\circ\text{C}$
T_J, T_{stg}	Operating Junction and Storage Temperature Range	150 , -55 to 150	$^\circ\text{C}$
T_L	Maximum Temperature for Soldering	300	$^\circ\text{C}$

Caution Stresses greater than those in the "Absolute Maximum Ratings" may cause permanent damage to the device

Thermal Characteristics

Symbol	Parameter	Rating	Units
$R_{\theta JC}$	Thermal Resistance, Junction-to-Case	2.1	$^\circ\text{C} / \text{W}$
$R_{\theta JA}$	Thermal Resistance, Junction-to-Ambient	100	$^\circ\text{C} / \text{W}$

Electrical Characteristics (T_C = 25°C unless otherwise specified) :

OFF Characteristics						
Symbol	Parameter	Test Conditions	Rating			Units
			Min.	Typ.	Max.	
V _{DSS}	Drain to Source Breakdown Voltage	V _{GS} =0V, I _D =250μA	1000	--	--	V
ΔBV _{DSS} /ΔT _J	Bvdss Temperature Coefficient	I _D =250uA, Reference 25°C	--	0.55	--	V/°C
I _{DSS}	Drain to Source Leakage Current	V _{DS} =1000V, V _{GS} =0V, T _a =25°C	--	--	1.0	μA
		V _{DS} =800V, V _{GS} =0V, T _a =125°C	--	--	50	
I _{GSS(F)}	Gate to Source Forward Leakage	V _{GS} =+30V	--	--	100	nA
I _{GSS(R)}	Gate to Source Reverse Leakage	V _{GS} =-30V	--	--	-100	nA

ON Characteristics						
Symbol	Parameter	Test Conditions	Rating			Units
			Min.	Typ.	Max.	
R _{D(S)}	Drain-to-Source On-Resistance	V _{GS} =10V, I _D =5A	--	0.86	1.1	Ω
V _{GS(TH)}	Gate Threshold Voltage	V _{DS} =V _{GS} , I _D =250μA	2.5	--	4.5	V
g _{fs}	Forward Trans conductance	V _{DS} =15V, I _D =5A	--	7	--	S
Pulse width < 380μs; duty cycle < 2%.						

Dynamic Characteristics						
Symbol	Parameter	Test Conditions	Rating			Units
			Min.	Typ.	Max.	
C _{iss}	Input Capacitance	V _{GS} =0V V _{DS} =25V f=1.0MHz	--	3538	--	pF
C _{oss}	Output Capacitance		--	240	--	
C _{rss}	Reverse Transfer Capacitance		--	30	--	

Resistive Switching Characteristics						
Symbol	Parameter	Test Conditions	Rating			Units
			Min.	Typ.	Max.	
t _{d(ON)}	Turn-on Delay Time	I _D =10A, V _{DD} =500V V _{GS} =10V, R _g =9.1Ω	--	35	--	ns
t _r	Rise Time		--	36	--	
t _{d(OFF)}	Turn-Off Delay Time		--	44	--	
t _f	Fall Time		--	35	--	
Q _g	Total Gate Charge	I _D =10A, V _{DD} =500V V _{GS} =10V	--	73	--	nC
Q _{gs}	Gate to Source Charge		--	16	--	
Q _{gd}	Gate to Drain ("Miller")Charge		--	27	--	

Source-Drain Diode Characteristics

Symbol	Parameter	Test Conditions	Rating			Units
			Min.	Typ.	Max.	
I_{SD}	Continuous Source Current (Body Diode)		--	--	10	A
I_{SM}	Maximum Pulsed Current (Body Diode)		--	--	40	A
V_{SD}	Diode Forward Voltage	$I_S=10A, V_{GS}=0V$	--	--	1.5	V
t_{rr}	Reverse Recovery Time	$I_S=10A, T_j=25^\circ C$	--	--	850	ns
Q_{rr}	Reverse Recovery Charge	$dI_F/dt=100A/\mu s, V_{GS}=0V$	--	--	4.4	μC

a1 : Repetitive rating; pulse width limited by maximum junction temperature

a2 : $L=10mH$, $I_D=10A$, Start $T_J=25^\circ C$

a3 : $I_{SD}=10A, di/dt \leq 100A/\mu s, V_{DD} \leq BV_{DS}$, Start $T_J=25^\circ C$

Fig. 1 Output Characteristics




Fig. 3 $R_{DS(on)}$ vs. Drain Current




Fig. 5 Drain Current vs. Case Temperature




Fig. 2 Input Admittance




Fig. 4 Temperature Dependence of Drain to Source Resistance




Fig. 6 Temperature Dependence of Breakdown and Threshold Voltage




Fig.7 Gate Charge Characteristic Curve




Fig.9 Capacitance Curves




Fig.11 Transient Thermal Impedance




Fig.8 Forward Bias Safe Operating Area




Fig.10 Source Current vs. Source to Drain Voltage

