


## Silicon N-Channel Power MOSFET


### General Description :

HMF5N120, the silicon N-channel Enhanced VDMOSFET, is obtained by the self-aligned planar Technology which reduce the conduction loss, improve switching performance and enhance the avalanche energy. The transistor can be used in various power switching circuit for system miniaturization and higher efficiency. The package form is TO-220F, which accords with the RoHS standard.

$V_{DSS}$	1200	V
$I_D$	5	A
$P_D(T_c=25^\circ\text{C})$	30	W
$R_{DS(\text{ON})}$ .type.	3	$\Omega$



**Inner Equivalent Principium Chart**



### Features :

- Fast Switching
- Low ON Resistance
- Low Gate Charge Minimize Switching loss
- Fast Recovery Body Diode
- 100% Single Pulse avalanche energy Test

### Applications :

- Adaptor
- Charger
- SMPS Standby Power

### Absolute ( $T_c = 25^\circ\text{C}$ unless otherwise specified ) :

Symbol	Parameter	Rating	Units
$V_{DSS}$	Drain-to-Source Voltage	1200	V
$I_D$	Continuous Drain Current	5	A
$I_{DM}$	Pulsed Drain Current at $V_{GS}=10\text{V}$	20	A
$V_{GS}$	Gate-to-Source Voltage	$\pm 30$	V
$E_{AS}$	Single Pulse Avalanche Energy	85	mJ
$dv/dt$	Peak Diode Recovery $dv/dt$	5.0	V/ns
$P_D$	Power Dissipation	30	W
	Derating Factor above $25^\circ\text{C}$	0.24	W/ $^\circ\text{C}$
$T_J, T_{stg}$	Operating Junction and Storage Temperature Range	150, -55 to 150	$^\circ\text{C}$
$T_L$	Maximum Temperature for Soldering	300	$^\circ\text{C}$
$T_{PAK}$	Leads at 0.63 in(1.6mm) from Case for 10 seconds, Package Body for 10 seconds	260	$^\circ\text{C}$

Caution Stresses greater than those in the "Absolute Maximum Ratings" may cause permanent damage to the device

### Thermal Characteristics

Symbol	Parameter	Rating	Units
$R_{\theta JC}$	Thermal Resistance, Junction-to-Case	4.17	°C / W
$R_{\theta JA}$	Thermal Resistance, Junction-to-Ambient	62.5	°C / W

**Electrical Characteristics** (  $T_c = 25^\circ C$  unless otherwise specified ) :

OFF Characteristics						
Symbol	Parameter	Test Conditions	Rating			Units
			Min.	Typ.	Max.	
$V_{DSS}$	Drain to Source Breakdown Voltage	$V_{GS}=0V, I_D=250\mu A$	1200	--	--	V
$I_{DSS}$	Drain to Source Leakage Current	$V_{DS}=1200V, V_{GS}=0V, T_a=25^\circ C$	--	--	10	$\mu A$
		$V_{DS}=960V, V_{GS}=0V, T_a=125^\circ C$	--	--	250	
$I_{GSS(F)}$	Gate to Source Forward Leakage	$V_{GS}=+30V$	--	--	100	nA
$I_{GSS(R)}$	Gate to Source Reverse Leakage	$V_{GS}=-30V$	--	--	-100	nA

ON Characteristics						
Symbol	Parameter	Test Conditions	Rating			Units
			Min.	Typ.	Max.	
$R_{DS(ON)}$	Drain-to-Source On-Resistance	$V_{GS}=10V, I_D=2.5A$	--	3	4	$\Omega$
$V_{GS(TH)}$	Gate Threshold Voltage	$V_{DS}=V_{GS}, I_D=250\mu A$	2.5	--	4.5	V
$g_f$	Forward Transconductance	$V_{DS}=15V, I_D=2.5A$	--	15	--	S




Dynamic Characteristics						
Symbol	Parameter	Test Conditions	Rating			Units
			Min.	Typ.	Max.	
$C_{iss}$	Input Capacitance	$V_{GS}=0V, V_{DS}=25V$ $f=1.0MHz$	--	1400	--	pF
$C_{oss}$	Output Capacitance		--	115	--	
$C_{rss}$	Reverse Transfer Capacitance		--	21	--	






Resistive Switching Characteristics						
Symbol	Parameter	Test Conditions	Rating			Units
			Min.	Typ.	Max.	
$t_{d(ON)}$	Turn-on Delay Time	$I_D=5A, V_{DD}=500V$ $V_{GS}=10V, R_g=9.1\Omega$	--	21	--	ns
$tr$	Rise Time		--	23	--	
$t_{d(OFF)}$	Turn-Off Delay Time		--	28	--	
$t_f$	Fall Time		--	26	--	
$Q_g$	Total Gate Charge	$I_D=5A, V_{DD}=500V$ $V_{GS}=10V$	--	36	--	nC
$Q_{gs}$	Gate to Source Charge		--	8	--	
$Q_{gd}$	Gate to Drain ( "Miller" )Charge		--	15	--	

**Source-Drain Diode Characteristics**

Symbol	Parameter	Test Conditions	Rating			Units
			Min.	Typ.	Max.	
I <sub>SD</sub>	Continuous Source Current (Body Diode)		--	--	5	A
I <sub>SM</sub>	Maximum Pulsed Current (Body Diode)		--	--	20	A
V <sub>SD</sub>	Diode Forward Voltage	I <sub>S</sub> =5A, V <sub>GS</sub> =0V	--	--	1.5	V
trr	Reverse Recovery Time	I <sub>S</sub> =5A, T <sub>j</sub> =25°C	--	500	--	ns
Qrr	Reverse Recovery Charge	di/dt=100A/μs, V <sub>GS</sub> =0V	--	3.5	--	nC

\*Pulse width tp≤380μs, δ≤2%



**Figure 7: Capacitance variations****Figure 8: Maximum avalanche energy****Figure 9: Normalized gate threshold voltage vs temperature****Figure 10: Normalized on-resistance vs temperature****Figure 11: Normalized V(BR)DSS vs temperature****Figure 12: Source-drain diode forward characteristics**