

Silicon N-Channel Power MOSFET

General Description :

HME35N60, the silicon N-channel Enhanced VDMOSFET, is obtained by the self-aligned planar Technology which reduce the conduction loss, improve switching performance and enhance the avalanche energy. The transistor can be used in various power switching circuit for system miniaturization and higher efficiency. The package form is TO-3PH, which accords with the RoHS standard.

Features :

- Fast Switching
- ESD Improved Capability
- Low Gate Charge (Typical Data: 140nC)
- Low Reverse transfer capacitances(Typical: 80pF)
- 100% Single Pulse avalanche energy Test

Applications:



- Power switch circuit of PC POWER

Absolute (Tc=25°C unless otherwise specified) :

Symbol	Parameter	Rating	Units
V _{DSS}	Drain-to-Source Voltage	600	V
I _D	Continuous Drain Current	35	A
	Continuous Drain Current T _C =100 °C	22.5	A
I _{DM} ^{a1}	Pulsed Drain Current	140	A
V _{GS}	Gate-to-Source Voltage	±30	V
E _{AS}	Single Pulse Avalanche Energy	3500	mJ
E _{AR} ^{a1}	Avalanche Energy ,Repetitive	400	mJ
I _{AR} ^{a1}	Avalanche Current	8.9	A
dv/dt ^{a2}	Peak Diode Recovery dv/dt	5.0	V/ns
P _D	Power Dissipation	120	W
	Derating Factor above 25°C	0.96	W/°C
T _J , T _{stg}	Operating Junction and Storage Temperature Range	150 , -55 to 150	°C
T _L	Maximum Temperature for Soldering	300	°C

Caution Stresses greater than those in the "Absolute Maximum Ratings" may cause permanent damage to the device

V _{DSS} (T _C =150°C)	600	V
I _D	35	A
P _D (T _C =25°C)	120	W
R _{DS(ON)}	110	mΩ



Thermal Characteristics

Symbol	Parameter	Rating	Units
$R_{\theta JC}$	Thermal Resistance, Junction-to-Case	1.04	°C/ W
$R_{\theta JA}$	Thermal Resistance, Junction-to-Ambient	40	°C/ W

Electrical Characteristics ($T_c = 25^\circ\text{C}$ unless otherwise specified) :

OFF Characteristics						
Symbol	Parameter	Test Conditions	Rating			Units
			Min.	Typ.	Max.	
V_{DSS}	Drain to Source Breakdown Voltage	$V_{GS}=0V, I_D=250\mu A$	600	--	--	V
I_{DSS}	Drain to Source Leakage Current	$V_{DS}=600V, V_{GS}=0V, T_a=25^\circ\text{C}$	--	--	1.0	μA
		$V_{DS}=480V, V_{GS}=0V, T_a=125^\circ\text{C}$	--	--	100	
$I_{GSS(F)}$	Gate to Source Forward Leakage	$V_{GS}=+30V$	--	--	100	nA
$I_{GSS(R)}$	Gate to Source Reverse Leakage	$V_{GS}=-30V$	--	--	-100	nA

ON Characteristics						
Symbol	Parameter	Test Conditions	Rating			Units
			Min.	Typ.	Max.	
$R_{DS(ON)}$	Drain-to-Source On-Resistance	$V_{GS}=10V, I_D=17.5A$	--	110	135	m Ω
$V_{GS(TH)}$	Gate Threshold Voltage	$V_{DS}=V_{GS}, I_D=250\mu A$	2.0	--	4.0	V
g_{fs}	Forward Trans conductance	$V_{DS}=30V, I_D=17.5A$	--	18	--	S

Pulse width < 380 μ s; duty cycle < 2%.

Dynamic Characteristics						
Symbol	Parameter	Test Conditions	Rating			Units
			Min.	Typ.	Max.	
C_{iss}	Input Capacitance	$V_{GS}=0V, V_{DS}=25V$ $f=1.0\text{MHz}$	--	8260	--	pF
C_{oss}	Output Capacitance		--	730	--	
C_{rSS}	Reverse Transfer Capacitance		--	80	--	

Resistive Switching Characteristics						
Symbol	Parameter	Test Conditions	Rating			Units
			Min.	Typ.	Max.	
$t_{d(ON)}$	Turn-on Delay Time	$I_D=35A, V_{DD}=300V$ $V_{GS}=10V, R_g=25\Omega$	--	68	--	ns
t_r	Rise Time		--	120	--	
$t_{d(OFF)}$	Turn-Off Delay Time		--	485	--	
t_f	Fall Time		--	145	--	
Q_g	Total Gate Charge	$I_D=35A, V_{DD}=300V$ $V_{GS}=10V$	--	140	--	nC
Q_{gs}	Gate to Source Charge		--	22	--	
Q_{gd}	Gate to Drain ("Miller") Charge		--	48	--	

Source-Drain Diode Characteristics						
Symbol	Parameter	Test Conditions	Rating			Units
			Min.	Typ.	Max.	
I_{SD}	Continuous Source Current (Body Diode)		--	--	35	A
I_{SM}	Maximum Pulsed Current (Body Diode)		--	--	140	A
V_{SD}	Diode Forward Voltage	$I_S=35A, V_{GS}=0V$	--	--	1.5	V
t_{rr}	Reverse Recovery Time	$I_S=35A, T_j=25^\circ C$	--	485	--	ns
Q_{rr}	Reverse Recovery Charge	$dI_F/dt=100A/\mu s,$ $V_{GS}=0V$	--	4.8	--	μC

a1 : Repetitive rating; pulse width limited by maximum junction temperature

a2 : $I_{SD}=35A, di/dt \leq 100A/\mu s, V_{DD} \leq BV_{DS},$ Start $T_j=25^\circ C$

Characteristics Curve :

Figure 1. Output Characteristics at 25°C




Figure 2. Output Characteristics at 125°C




Figure 3. $R_{DS(on)}$ normalized to 15A/25°C vs. I_D




Figure 4. $R_{DS(on)}$ normalized to 15A/25°C vs. T_J




Figure 5. Drain Current vs. Case Temperature




Figure 6. Admittance Curves




Figure 7. Gate Charge




Figure 8. Capacitance Curves




Figure 9. Forward Voltage Drop of the Intrinsic Diode




Figure 10. Transient Thermal Resistance

