


Silicon N-Channel Power MOSFET
General Description:

HMP15N50 the silicon N-channel Enhanced VDMOSFETS, is obtained by the self-aligned planar Technology which reduce the conduction loss, improve switching performance and enhance the avalanche energy.

The transistor can be used in various power switching circuit for system miniaturization and higher efficiency. The package form is TO-247, which accords with the RoHS standard.


V_{DSS}	500	V
I_D	15	A
P_D ($T_C=25^\circ\text{C}$)	180	W
$R_{DS(ON)\text{typ}}$	0.29	Ω


Features:

- Fast Switching
- Low Gate Charge and $R_{DS(ON)}$
- Low Reverse transfer capacitances
- 100% Single Pulse avalanche energy Test

Applications:

- Automotive, DC Motor Control and Class D Amplifier.

Inner Equivalent Principium Chart

Absolute (Tc=25°C unless otherwise specified):

Symbol	Parameter	Rating	Units
V_{DSS}	Drain-to-Source Voltage	500	V
I_D	Continuous Drain Current	15	A
	Continuous Drain Current $T_c = 100^\circ\text{C}$	9.5	A
I_{DM}^{a1}	Pulsed Drain Current	60	A
V_{GS}	Gate-to-Source Voltage	± 30	V
E_{AS}^{a2}	Single Pulse Avalanche Energy	1000	mJ
E_{AR}^{a1}	Avalanche Energy ,Repetitive	200	mJ
I_{AR}^{a1}	Avalanche Current	6.3	A
dv/dt^{a3}	Peak Diode Recovery dv/dt	5.0	V/ns
P_D	Power Dissipation	180	W
	Derating Factor above 25°C	1.44	W/°C
T_J, T_{stg}	Operating Junction and Storage Temperature Range	150, -55 to 150	°C
T_L	Maximum Temperature for Soldering	300	°C

Electrical Characteristics (Tc=25°C unless otherwise specified):

OFF Characteristics						
Symbol	Parameter	Test Conditions	Rating			Units
			Min.	Typ.	Max.	
V _{DSS}	Drain to Source Breakdown Voltage	V _{GS} =0V, I _D =250μA	500	--	--	V
ΔBV _{DSS} /ΔT _J	Bvdss Temperature Coefficient	I _D =250uA, Reference 25°C	--	0.60	--	V/°C
I _{DSS}	Drain to Source Leakage Current	V _{DS} =500V, V _{GS} =0V, T _a =25°C	--	--	1	μA
		V _{DS} =400V, V _{GS} =0V, T _a =125°C	--	--	250	
I _{GSS(F)}	Gate to Source Forward Leakage	V _{GS} =+30V	--	--	10	μA
I _{GSS(R)}	Gate to Source Reverse Leakage	V _{GS} =-30V	--	--	-10	μA

ON Characteristics						
Symbol	Parameter	Test Conditions	Rating			Units
			Min.	Typ.	Max.	
R _{DSON}	Drain-to-Source On-Resistance	V _{GS} =10V, I _D =7.5A	--	0.29	0.35	Ω
V _{GTH}	Gate Threshold Voltage	V _{DS} =V _{GS} , I _D =250μA	2.0	3.0	4.0	V
Pulse width tp≤380μs, δ≤2%						

Dynamic Characteristics						
Symbol	Parameter	Test Conditions	Rating			Units
			Min.	Typ.	Max.	
g _{fs}	Forward Transconductance	V _{DS} =15V, I _D =7.5A	--	18	--	S
C _{iss}	Input Capacitance	V _{GS} =0V, V _{DS} = 25V	--	2400	--	pF
C _{oss}	Output Capacitance	f=1.0MHz	--	240	--	
C _{rss}	Reverse Transfer Capacitance		--	25.5	--	

Resistive Switching Characteristics						
Symbol	Parameter	Test Conditions	Rating			Units
			Min.	Typ.	Max.	
t _{d(ON)}	Turn-on Delay Time	I _D =15A, V _{DD} = 250V V _{GS} =10V, R _G =6.1Ω	--	15	--	ns
t _r	Rise Time		--	30	--	
t _{d(OFF)}	Turn-Off Delay Time		--	50	--	
t _f	Fall Time		--	40	--	
Q _g	Total Gate Charge	I _D =15A, V _{DD} =250V V _{GS} =10V	--	50	--	nC
Q _{gs}	Gate to Source Charge		--	12	--	
Q _{gd}	Gate to Drain ("Miller")Charge		--	20	--	

Source-Drain Diode Characteristics

Symbol	Parameter	Test Conditions	Rating			Units
			Min.	Typ.	Max.	
I_S	Continuous Source Current (Body Diode)		--	--	15	A
I_{SM}	Maximum Pulsed Current (Body Diode)		--	--	60	A
V_{SD}	Diode Forward Voltage	$I_S = 15\text{A}, V_{GS} = 0\text{V}$	--	--	1.5	V
t_{rr}	Reverse Recovery Time	$I_S = 15\text{A}, T_J = 25^\circ\text{C}$	--	582	--	ns
Q_{rr}	Reverse Recovery Charge	$dI_F/dt = 100\text{A}/\mu\text{s}, V_{GS} = 0\text{V}$	--	4.7	--	μC

Pulse width $t_p \leq 380\mu\text{s}, \delta \leq 2\%$

Symbol	Parameter	Typ.	Units
$R_{\theta JC}$	Junction-to-Case	0.68	$^\circ\text{C}/\text{W}$
$R_{\theta JA}$	Junction-to-Ambient	40	$^\circ\text{C}/\text{W}$

^{a1}: Repetitive rating; pulse width limited by maximum junction temperature

^{a2}: $L = 10.0\text{mH}, I_D = 14\text{A}$, Start $T_J = 25^\circ\text{C}$

^{a3}: $I_{SD} = 15\text{A}, dI/dt \leq 100\text{A}/\mu\text{s}, V_{DD} \leq BV_{DS}$, Start $T_J = 25^\circ\text{C}$


Test Circuit and Waveform


Figure 17. Gate Charge Test Circuit




Figure 18. Gate Charge Waveform




Figure 19. Resistive Switching Test Circuit




Figure 20. Resistive Switching Waveforms




Figure 2. Maximum Power Dissipation vs Case Temperature




Figure 4. Typical Output Characteristics




Figure 3. Maximum Continuous Drain Current vs Case Temperature




Figure 5. Typical Drain-to-Source ON Resistance vs Gate Voltage and Drain Current




Figure 6. Maximum Peak Current Capability




Figure 7. Typical Transfer Characteristics




Figure 9. Typical Drain-to-Source ON Resistance vs Drain Current




Figure 8. Unclamped Inductive Switching Capability




Figure 10. Typical Drain-to-Source ON Resistance vs Junction Temperature




Figure 11. Typical Breakdown Voltage vs Junction Temperature




Figure 12. Typical Threshold Voltage vs Junction Temperature




Figure 13. Maximum Forward Bias Safe Operating Area




Figure 14. Typical Capacitance vs Drain-to-Source Voltage




Figure 15. Typical Gate Charge vs Gate-to-Source Voltage





Figure 16. Typical Body Diode Transfer Characteristics






Figure 6 Maximum Peak Current Capability




Figure 7 Typical Transfer Characteristics




Figure 8 Typical Drain to Source ON Resistance vs Gate Voltage and Drain Current




Figure 9 Typical Drain to Source ON Resistance vs Drain Current




Figure 10 Typical Drain to Source on Resistance vs Junction Temperature