




# HMB640/HMD640 HMF640

## N-Channel Enhancement Mode Field Effect Transistor


### FEATURES

Type	V <sub>DSS</sub>	R <sub>DS(ON)</sub>	I <sub>D</sub>	@V <sub>GS</sub>
HMB640	200V	0.15Ω	19A	10V
HMD640	200V	0.15Ω	19A	10V
HMF640	200V	0.15Ω	19A <sup>d</sup>	10V


- Super high dense cell design for extremely low R<sub>DS(ON)</sub>.
- High power and current handing capability.
- Lead free product is acquired.
- TO-220 & TO-263 & TO-220F full-pak for through hole.




TO-263(DD-PAK)



TO-220



TO-220F



### ABSOLUTE MAXIMUM RATINGS

 T<sub>C</sub> = 25°C unless otherwise noted

Parameter	Symbol	Limit		Units
		TO-220/263	TO-220F	
Drain-Source Voltage	V <sub>DS</sub>	200		V
Gate-Source Voltage	V <sub>GS</sub>	±20		V
Drain Current-Continuous	I <sub>D</sub>	19	19 <sup>d</sup>	A
Drain Current-Pulsed <sup>a</sup>	I <sub>DM</sub> <sup>e</sup>	76	76 <sup>d</sup>	A
Maximum Power Dissipation @ T <sub>C</sub> = 25°C - Derate above 25°C	P <sub>D</sub>	125 1.0	40 0.32	W W/°C
Operating and Store Temperature Range	T <sub>J</sub> , T <sub>stg</sub>	-55 to 150		°C

### Thermal Characteristics

Parameter	Symbol	Limit		Units
Thermal Resistance, Junction-to-Case	R <sub>θJC</sub>	1.0	3.1	°C/W
Thermal Resistance, Junction-to-Ambient	R <sub>θJA</sub>	62.5	65	°C/W



# HMB640/HMD640

## HMF640


### Electrical Characteristics $T_C = 25^\circ\text{C}$ unless otherwise noted

4


Parameter	Symbol	Test Condition	Min	Typ	Max	Units
<b>Off Characteristics</b>						
Drain-Source Breakdown Voltage	$\text{BV}_{\text{DSS}}$	$V_{\text{GS}} = 0\text{V}, I_D = 250\mu\text{A}$	200			V
Zero Gate Voltage Drain Current	$I_{\text{DSS}}$	$V_{\text{DS}} = 160\text{V}, V_{\text{GS}} = 0\text{V}$			25	$\mu\text{A}$
Gate Body Leakage Current, Forward	$I_{\text{GSSF}}$	$V_{\text{GS}} = 20\text{V}, V_{\text{DS}} = 0\text{V}$			100	nA
Gate Body Leakage Current, Reverse	$I_{\text{GSSR}}$	$V_{\text{GS}} = -20\text{V}, V_{\text{DS}} = 0\text{V}$			-100	nA
<b>On Characteristics<sup>b</sup></b>						
Gate Threshold Voltage	$V_{\text{GS(th)}}$	$V_{\text{GS}} = V_{\text{DS}}, I_D = 250\mu\text{A}$	2		4	V
Static Drain-Source On-Resistance	$R_{\text{DS(on)}}$	$V_{\text{GS}} = 10\text{V}, I_D = 10\text{A}$		0.125	0.150	$\Omega$
<b>Dynamic Characteristics<sup>c</sup></b>						
Forward Transconductance	$g_{\text{FS}}$	$V_{\text{DS}} = 10\text{V}, I_D = 9\text{A}$		9		S
Input Capacitance	$C_{\text{iss}}$	$V_{\text{DS}} = 25\text{V}, V_{\text{GS}} = 0\text{V}, f = 1.0 \text{ MHz}$		1955		pF
Output Capacitance	$C_{\text{oss}}$			355		pF
Reverse Transfer Capacitance	$C_{\text{rss}}$			55		pF
<b>Switching Characteristics<sup>c</sup></b>						
Turn-On Delay Time	$t_{\text{d(on)}}$	$V_{\text{DD}} = 100\text{V}, I_D = 11\text{A}, V_{\text{GS}} = 10\text{V}, R_{\text{GEN}} = 9.1\Omega$		21	42	ns
Turn-On Rise Time	$t_r$			5	10	ns
Turn-Off Delay Time	$t_{\text{d(off)}}$			66	132	ns
Turn-Off Fall Time	$t_f$			11	22	ns
Total Gate Charge	$Q_g$	$V_{\text{DS}} = 160\text{V}, I_D = 19\text{A}, V_{\text{GS}} = 10\text{V}$		44	57	nC
Gate-Source Charge	$Q_{\text{gs}}$			8		nC
Gate-Drain Charge	$Q_{\text{gd}}$			14		nC
<b>Drain-Source Diode Characteristics and Maximum Ratings</b>						
Drain-Source Diode Forward Current	$I_S^f$				19	A
Drain-Source Diode Forward Voltage <sup>b</sup>	$V_{\text{SD}}$	$V_{\text{GS}} = 0\text{V}, I_S = 19\text{A}^g$			1.5	V

Notes :


- a.Repetitive Rating : Pulse width limited by maximum junction temperature .
- b.Pulse Test : Pulse Width  $\leq 300\mu\text{s}$ , Duty Cycle  $\leq 2\%$  .
- c.Guaranteed by design, not subject to production testing.
- d.Limited only by maximum temperature allowed .
- e .Pulse width limited by safe operating area .
- f .Full package  $I_{\text{S(max)}} = 10.5\text{A}$  .
- g.Full package  $V_{\text{SD}}$  test condition  $I_S = 10.5\text{A}$  .




**Figure 1. Output Characteristics**




**Figure 2. Transfer Characteristics**




**Figure 3. Capacitance**



**Figure 4. On-Resistance Variation with Temperature**



**Figure 5. Gate Threshold Variation with Temperature**



**Figure 6. Body Diode Forward Voltage Variation with Source Current**




Figure 7. Gate Charge




Figure 8. Maximum Safe Operating Area




Figure 9. Switching Test Circuit




Figure 10. Switching Waveforms




Figure 11. Normalized Thermal Transient Impedance Curve