

General Description :


HMM44N100, the silicon N-channel Enhanced VDMOSFET, is obtained by the self-aligned planar Technology which reduce the conduction loss, improve switching performance and enhance the avalanche energy. The transistor can be used in various power switching circuit for system miniaturization and higher efficiency. The package form is Sot-227B, which accords with the RoHS standard.

$V_{DSS}(T_c=150^\circ C)$	1000	V
I_D	44	A
$P_D(T_c=25^\circ C)$	960	W
$R_{DS(ON)MAX}$	220	$m\Omega$



Features :

- Fast Switching
- ESD Improved Capability
- 100% Single Pulse avalanche energy Test



Applications:

- Power switch circuit of POWER

Absolute ($T_c=25^\circ C$ unless otherwise specified) :

Symbol	Parameter	Rating	Units
V_{DSS}	Drain-to-Source Voltage	1000	V
I_D	Continuous Drain Current	44	A
	Continuous Drain Current $T_c=100^\circ C$	31	A
I_{DM}^{a1}	Pulsed Drain Current(pulse width limited by T_{JM})	176	A
V_{GS}	Gate-to-Source Voltage	± 40	V
E_{AS}	Single Pulse Avalanche Energy	4500	mJ
E_{Ar}^{a1}	Avalanche Energy ,Repetitive	60	mJ
I_{AR}^{a1}	Avalanche Current	38	A
dv/dt^{a2}	Peak Diode Recovery dv/dt	5.0	V/ns
P_D	Power Dissipation	960	W
	Derating Factor above $25^\circ C$	7.68	$W/^\circ C$
T_J, T_{stg}	Operating Junction and Storage Temperature Range	150 , -55 to 150	$^\circ C$
T_L	Maximum Temperature for Soldering	300	$^\circ C$

Caution Stresses greater than those in the "Absolute Maximum Ratings" may cause permanent damage to the device

Thermal Characteristics

Symbol	Parameter	Rating	Units
R _{thJC}	Thermal Resistance, Junction-to-Case	0.13	°C/ W
R _{thcs}	Thermal Resistance, Case to heatsink	0.05	°C/ W

Electrical Characteristics (T_c= 25°C unless otherwise specified) :

OFF Characteristics						Units	
Symbol	Parameter	Test Conditions	Rating				
			Min.	Typ.	Max.		
V _{DSS}	Drain to Source Breakdown Voltage	V _{GS} =0V, I _D =250μA	1000	--	--	V	
I _{DSS}	Drain to Source Leakage Current	V _{DS} =1000V, V _{GS} =0V, T _a =25°C	--	--	1.0	μA	
		V _{DS} =800V, V _{GS} =0V, T _a =125°C	--	--	100		
I _{GSS(F)}	Gate to Source Forward Leakage	V _{GS} =+30V	--	--	100	nA	
I _{GSS(R)}	Gate to Source Reverse Leakage	V _{GS} =-30V	--	--	-100	nA	

ON Characteristics						Units	
Symbol	Parameter	Test Conditions	Rating				
			Min.	Typ.	Max.		
R _{DSON}	Drain-to-Source On-Resistance	V _{GS} =10V, I _D =22A	--	150	220	mΩ	
V _{GTH}	Gate Threshold Voltage	V _{DS} =V _{GS} , I _D =250μA	2.0	--	4.0	V	
g _f	Forward Trans conductance	V _{DS} =15V, I _D =22A	--	50	--	S	
Pulse width<380μs; duty cycle<2%.							

Dynamic Characteristics						Units	
Symbol	Parameter	Test Conditions	Rating				
			Min.	Typ.	Max.		
C _{iss}	Input Capacitance	V _{GS} =0V V _{DS} =25V	--	14	--	nF	
C _{oss}	Output Capacitance	f=1.0MHz	--	1150	--	pF	
C _{rss}	Reverse Transfer Capacitance		--	120	--		

Resistive Switching Characteristics						Units	
Symbol	Parameter	Test Conditions	Rating				
			Min.	Typ.	Max.		
t _{d(ON)}	Turn-on Delay Time	I _D =22A, V _{DD} =500V	--	66	--	ns	
t _r	Rise Time		--	60	--		
t _{d(OFF)}	Turn-Off Delay Time		--	120	--		
t _f	Fall Time		--	70	--		
Q _g	Total Gate Charge	I _D =22A, V _{DD} =500V	--	450	--	nC	
Q _{gs}	Gate to Source Charge		--	80	--		
Q _{gd}	Gate to Drain ("Miller")Charge		--	140	--		

Source-Drain Diode Characteristics

Symbol	Parameter	Test Conditions	Rating			Units
			Min.	Typ.	Max.	
I_{SD}	Continuous Source Current (Body Diode)		--	--	44	A
I_{SM}	Maximum Pulsed Current (Body Diode)		--	--	176	A
V_{SD}	Diode Forward Voltage	$I_S=44A, V_{GS}=0V$	--	--	1.5	V
t_{rr}	Reverse Recovery Time	$I_S=44A, T_j=25^\circ C$	--	560	--	ns
Q_{rr}	Reverse Recovery Charge	$dI_F/dt=100A/\mu s, V_{GS}=0V$	--	5.8	--	uC

a1 : Repetitive rating; pulse width limited by maximum junction temperature

a2 : $I_{SD}=44A, dI/dt \leq 100A/\mu s, V_{DD} \leq BV_{DS}$, Start $T_j=25^\circ C$







Characteristics Curve :








Fig. 7. Input Admittance

Fig. 8. Transconductance

Fig. 9. Forward Voltage Drop of Intrinsic Diode

Fig. 10. Gate Charge

Fig. 11. Capacitance

Fig. 12. Forward-Bias Safe Operating Area


Fig. 13. Maximum Transient Thermal Impedance

