



H2M060120P

Silicon Carbide MOSFET
N-CHANNEL ENHANCEMENT MODE

Features

- Low On-Resistance and High Current Density
- Low Capacitance for High Frequency Operation
- Ultra-high Avalanche Ruggedness
- Positive Temperature Coefficient Device
- AEC-Q101 Qualified
- RoHS Compliant and Halogen Free

Benefits

- Higher System Efficiency
- Increase Parallel Device Convenience
- Capable of 175°C High T_j Application
- Allow High Frequency Operation
- Realize Compact and Lightweight Systems

Applications

- Switching Mode Power Supply
- DC/DC Converters, UPS, and PFC
- EV Charging Station
- Motor Drives
- Power Inverters
- Solar/Wind Renewable Energy

Absolute Maximum Ratings

$(T_c = 25^\circ\text{C} \text{ unless otherwise specified})$

Parameter	Symbol	Test Conditions	Value	Unit
Drain – Source Voltage	$V_{DS, max}$	$V_{GS}=0\text{V}, I_{DS}=100\mu\text{A}$	1200	V
Continuous Drain Current	I_D	$V_{GS}=20\text{V}, T_c=25^\circ\text{C}$	44.5	A
		$V_{GS}=20\text{V}, T_c=110^\circ\text{C}$	30.6	
		t_{PW} limitation per Fig.15	90.5	
Avalanche energy, Single Pulse	E_{AS}	$V_{DD}=100\text{V}, I_D=10\text{A}$	1250	mJ
Power Dissipation	P_D	$T_c=25^\circ\text{C}$	250.0	W
Recommend Gate Source Voltage	$V_{GS, op}$	Static, recommended DC operating values	-5 to 20	V
Maximum Gate Source Voltage	$V_{GS, max}$	Transient operating limit (AC $f > 1\text{Hz}$, duty cycle < 1%)	-10 to 25	
Junction & Storage Temperature	T_j, T_{stg}		-55 to 175	°C
Soldering Temperature	T_L		260	
Mounting Torque	M_D	M3 or 6-32 screw	1.0	Nm


Thermal Resistance

Parameter	Symbol	Min.	Typ.	Max.	Unit
Thermal Resistance, Junction to Case	$R_{\theta,JC}$		0.6		°C/W

Product Summary

V_{DS}	1200V
$I_D(@25^\circ\text{C})$	44.5A
$R_{DS(on)}$	60mΩ

Circuit Diagram



Part Number	Package	Marking
H2M060R120P	TO-247-3L	H2M060R120P

Description

The H2M060R120P 1200V, 60mΩ silicon carbide power MOSFET is an N-channel enhancement mode device. Exploiting the outstanding wide bandgap material properties, this device shows high current density and great switching behavior. Thanks for the excellent thermal conductivity and many advantages of SiC, this device significantly improved in thermal capability and temperature independent switching behavior. With the high stability and reliability, this device also passes the qualification criteria based on AEC-Q101.

Electrical Characteristics ($T_c = 25^\circ\text{C}$ unless otherwise specified)

Parameter	Symbol	Test Conditions	Min.	Typ.	Max.	Unit
Drain-Source Breakdown Voltage	$V_{(\text{BR})\text{DSS}}$	$V_{GS}=0V, I_{DS}=100\mu\text{A}$	1200			V
Gate Threshold Voltage	$V_{GS(\text{th})}$	$V_{DS}=10V, I_{DS}=20\text{mA}$		2.85		V
Zero Gate Voltage Drain Current	I_{DSS}	$V_{DS}=1200V, V_{GS}=0V$	<1	50		
		$V_{DS}=1200V, V_{GS}=0V$ $T_j=175^\circ\text{C}$	10	500		μA
Gate-Source Leakage Current	I_{GSS}	$V_{GS}=20V, V_{DS}=0V$		250		nA
		$V_{GS}=20V, I_{DS}=20\text{A}$	60	80		
Drain-Source On-State Resistance	$R_{\text{DS}(\text{on})}$	$V_{GS}=20V, I_{DS}=20\text{A},$ $T_j=175^\circ\text{C}$	100			$\text{m}\Omega$
Transconductance	g_{fs}	$V_{DS}=12.5V, I_{DS}=40\text{A}$	10.5			S
Input Capacitance	C_{iss}	$V_{GS}=0V, V_{DS}=800V$	2200			
Output Capacitance	C_{oss}	$f=1\text{MHz}, V_{AC}=25\text{mV}$	115			
Reverse Transfer Capacitance	C_{rss}		18.5			
Effective Output Capacitance, Energy Related	$C_{o(er)}$	$V_{GS}=0V,$ $V_{DS}=0 \text{ to } 800V$	150			pF
Effective Output Capacitance, Time Related	$C_{o(tr)}$	$I_D=\text{const.}, V_{GS}=0V,$ $V_{DS}=0 \text{ to } 800V$	211			
Turn On Delay Time	$t_{d(on)}$	$V_{DS}=800V, V_{GS}=-4/20V,$	25			
Rise Time	t_r	$I_D=20\text{A}, R_L=40\Omega,$	24			
Turn Off Delay Time	$t_{d(off)}$	$R_{G(\text{ext})}=2.7\Omega$	20			
Fall Time	t_f		9			
C_{oss} Stored Energy	E_{oss}	$V_{GS}=0V, V_{DS}=800V$ $f=1\text{MHz}, V_{AC}=25\text{mV}$	47			μJ
Turn-on Switching Energy	E_{on}	$V_{DS}=800V, V_{GS}=0/20V,$ $I_D=20\text{A},$	63*			
Turn-off Switching Energy	E_{off}	$R_{G(\text{ext})}=2.7\Omega$	69*			
Internal Gate Resistance	$R_{G(\text{int.})}$	$f=1\text{MHz}, V_{AC}=25\text{mV}$	1.2			Ω

Built-in SiC Diode Characteristics ($T_c = 25^\circ\text{C}$ unless otherwise specified)

Parameter	Symbol	Test Conditions	Typ.	Unit
Inverse Diode Forward Voltage	V_{SD}	$V_{GS}=0V, I_{SD}=5\text{A}$	2.65	V
Continuous Diode Forward Current	I_s	$V_{GS}=0V, T_c=25^\circ\text{C}$	44	A
Reverse Recovery Time	t_{rr}	$V_{GS}=0V,$	57	ns
Reverse Recovery Charge	Q_{rr}	$I_{SD}=20\text{A}, V_{DS}=400V,$ $di/dt=300\text{A}/\mu\text{s}$	109	nC
Peak Reverse Recovery Current	I_{rrm}		3.5	A

*Based on the results of calculation, note that the energy loss caused by the reverse recovery of free-wheeling diode is not included in E_{on} .

Gate Charge Characteristics ($T_c = 25^\circ\text{C}$ unless otherwise specified)

Parameter	Symbol	Test Conditions	Value	Unit
Gate to Source Charge	Q_{GS}		29	
Gate to Drain Charge	Q_{GD}	$V_{DS}=800V,$ $V_{GS}=-5/+20V,$	64	nC
Total Gate Charge	Q_G	$I_D=20\text{A}$	129	
Gate plateau voltage	V_{pl}		6.95	V

Typical Device Performance




Fig.1 Forward Output Characteristics at $T_j=25^\circ\text{C}$




Fig.2 Forward Output Characteristics at $T_j=175^\circ\text{C}$




Fig.3 On-Resistance vs. Drain Current for Various T_j




Fig.4 Transfer Characteristics for Various T_j




Fig.5 On-Resistance vs. Gate Voltage for Various T_j




Fig.6 On-Resistance vs. Temperature for Various Gate Voltage

Typical Device Performance




Fig.7 Normalized On-Resistance vs. Temperature




Fig.8 Reverse Output Characteristics at $T_j = 25^\circ\text{C}$




Fig.9 Reverse Output Characteristics at $T_j = 175^\circ\text{C}$




Fig.10 Capacitances vs. Drain to Source Voltage




Fig.11 Threshold Voltage vs. Temperature




Fig.12 Output Capacitor Stored Energy

Typical Device Performance




Fig.13 Maximum Power Dissipation Derating vs. Case Temperature

Fig.14 Drain Current Derating vs. Case Temperature




Fig.15 Safe Operating Area

Fig.16 Gate Charge Characteristics




Fig.17 Clamped Inductive Switching Energy vs. Drain Current

Fig.18 Clamped Inductive Switching Energy vs. External Gate Resistor ($R_{G(ext.)}$)

Typical Device Performance




Fig.19 Schematic of Resistive Switching

Fig.20 Switching Times Definition





Fig.21 Transient Junction to Case Thermal Impedance

Package Dimensions



SYMBOL	DIMENSIONS			Note
	Min.	Typ.	Max.	
A	4.83	5.02	5.21	
A1	2.29	2.41	2.55	
A2	1.50	2.00	2.49	
b	1.12	1.20	1.33	
b1	1.12	1.20	1.28	
b2	1.91	2.00	2.39	6
b3	1.91	2.00	2.34	
b4	2.87	3.00	3.22	6, 8
b5	2.87	3.00	3.18	
c	0.55	0.60	0.69	6
c1	0.55	0.60	0.65	
D	20.80	20.95	21.10	4
D1	16.25	16.55	17.65	5
D2	0.51	1.19	1.35	
E	15.75	15.94	16.13	4
E1	13.46	14.02	14.16	5
E2	4.32	4.91	5.49	3
e	5.44 BSC			
L	19.81	20.07	20.32	
L1	4.10	4.19	4.40	6
ϕP	3.56	3.61	3.65	7
$\phi P1$	7.19 REF.			
Q	5.39	5.79	6.20	
S	6.04	6.17	6.30	